Abstract: A novel multi-reference capacitor switching scheme for ultralow power successive approximation register (SAR) ADCs is proposed. By using 5 references, the proposed switching scheme only dissipates 10.6 CV 2 REF average energy and requires 256 unit capacitors, which are reduced by 99.2% and 87.5%, compared to the conventional structure. Besides, the common-mode voltage of the comparator input is approximately constant, which relaxes the required comparator's performance. Behavioral simulation results demonstrate the superiority of the proposed switching scheme.
Introduction
As one of the most popular ADCs, SAR ADC has been widely found in low power applications, such as medical implant devices and wireless sensor networks. A SAR ADC mainly consists of a comparator, a capacitive DAC network and SAR control logics. Dynamic latch comparator is often used to reduce the power consumption. Digital SAR control logics benefit from scaling technology and lowing power supply. Therefore, the capacitive DAC network has been being studied to achieve a better energy-efficiency in recent years. By introducing V CM , switching energy and capacitor area in [1, 2, 3, 4, 5, 6] have been reduced significantly. The tri-level switching scheme [1] , the M. Shahmohammadi switching method [2] , the highaccuracy switching technique [3] , V CM -based monotonic one [4] , the hybrid one [5] and multi-reference technique [6] reduce power dissipation by 96.89, 97.27, 93.7, 97.66, 98.83 and 97.7%. However, the comparator input common-mode voltage is not constant except in [1] , which decays the comparator resolution. In this letter, a novel switching scheme is proposed which is based on multi-reference method. It results in constant common-mode voltage and achieves 99.22% energy reduction and 87.5% area reduction over the conventional one.
New multi-reference switching scheme
The proposed switching scheme of 4-bit SAR ADC is demonstrated in Fig. 1 . Firstly, the input signal is sampled on the top-plates of all capacitors while the bottom-plates are reset to V CM that is 0.5 V REF . Secondly, the sampling switch is open and the first comparison is performed. The MSB (most significant bit) is Another comparison goes and the 2nd-MSB is achieved. What's more, in the next bit cycle conversion, the largest capacitors on both sides are switched as shown in Table I . This procedure is repeated until the 2nd-LSB is decided. Finally, during the LSB (least significant bit) generation, only the dummy capacitor on the highervoltage part is changed to the lower reference while the other remains unchanged. The common-mode voltage is always 0.5 V REF except in the LSB cycle conversion, because higher-voltage part decreases and lower-voltage part increases by the same value. The output waveform of the proposed switching scheme is shown in Fig. 2 .
Switching energy
The behavioral simulation of 10-bit DAC using the proposed switching scheme was performed. Switching techniques in [1, 2, 3, 4, 5, 6] are chosen to make a comparison, shown in Table II . The proposed method consumes 10.6 CV 2 REF energy, which is the most energy-efficient. What's more, it only requires 87.5% less number of unit capacitors. Generally, the proposed switching method consumes the least energy and requires the least number of unit capacitors. The switching energy at each output code is plotted in Fig. 3 . Assume each code is equiprobable, for an N-bit SAR ADC, the switching energy expression can be derived as:
Linearity
As described in (1), the value of the unit capacitor should be as small as possible.
However it is usually determined by the capacitor mismatch. Assume that the unit capacitor obeys a Gaussian distribution, modeled with a nominal value of C u and a standard deviation of u . For a binary-weighted capacitor array, each capacitor is unit capacitors in parallel. The first two MSBs are determined without causing any 
Conclusion
An energy-efficient and area-efficient switching scheme based on multi-reference for a SAR ADC is presented. The proposed switching scheme provides approximately constant common-mode voltage. It only consumes 10.6 CV 2 REF energy and requires 256 unit capacitors, both of which are the most efficient among reported switching schemes.
